AUTHOREA
Log in
Sign Up
Browse Preprints
LOG IN
SIGN UP
Essential Maintenance
: All Authorea-powered sites will be offline 9am-10am EDT Tuesday 28 May
and 11pm-1am EDT Tuesday 28-Wednesday 29 May. We apologise for any inconvenience.
Yujia Huang
Public Documents
1
A 10GHz bandwidth 45.5dB SNDR buffer with local feedback in 45nm CMOS
Jie Wu
and 3 more
November 23, 2022
A high speed and low power input/output buffer for time interleaving circuit is proposed in this letter. The buffer can be applied to high speed circuits operating at 20GS/s. This novel two-stage buffer is employed with bandwidth expansion and slew-rate enhanced techniques. An improved common-mode feedback circuit stabilizes the output common-mode voltage. This prototype buffer is fabricated in 45nm COMS process, and achieves 7.2bit ENOB at 10GHz input frequency with power consumption of 20.4mW, load of 0.3fF.