deletions | additions       diff --git a/Bath Power System.tex b/Bath Power System.tex  index 573df19..327d7ae 100644  --- a/Bath Power System.tex  +++ b/Bath Power System.tex 
...
Successive approximation ADCs utilise a comparator coupled with a digital-to-analogue converter to make increasingly accurate digital values over a series of attempts. Because more attempts are needed to convert different analogue voltages, the conversion duration is not fixed. These ADCs can be produced with much higher resolution, at the detriment of sample rate.  Sub-ranging ADCs are a hybrid of flash and successive approximtion ADCs. The more significant bits are determined by a successive approximation technique, and the lower bits converted by a flash technique. This gives the ADCs some of the speed of an all-flash ADC, ADC without the cost implications,  whilst retaining the resolution of successive approcimationADCs  This allows sub-ranging ADCs to perform faster than successive approximation ADCs, but slower than flash ADCs. The ability to obtain the most significant bits by successive approximation allows these ADCs to have high resolution, without the vastly increased cost of purely flash  ADCs.