This paper presents a methodology of adapting complete open-source
digital tooling, ISA, IPs and manufacture-able PDKs to tapeout a
minimalist RISC-V based SoC.