

# A power cycling circuit for switched-capacitor arrays

A. Campeny,<sup>1,3</sup> A. Abusleme,<sup>1,3</sup> and S. Kuleshov<sup>2,3</sup>

<sup>1</sup>Department of Electrical Engineering, Pontificia Universidad Católica de Chile, Vicuña Mackenna 4860, Macul, Santiago 7820436, Chile


<sup>2</sup>Department of Physics, Universidad Andres Bello, Fernandez Concha 700, Las Condes, Santiago 7820436, Chile

<sup>3</sup>Millennium Institute for Subatomic Physics at the High-Energy Frontier (SAPHIR), Fernandez Concha 700, Las Condes, Santiago 7820436, Chile

Email: arcampeny@uc.cl

Switched capacitor array (SCA) circuits allow a fast acquisition of short signals as samples in memory cells, being an alternative to conventional converter circuits. Each memory cell of an SCA has a readout buffer circuit needed only during a short time, thus wasting power when is left ON. Presented is the design of a power cycling circuit that greatly reduces power consumption of SCA circuits by turning buffers ON only when needed. Results from circuit simulations of a prototype implementation are presented. The reduction on power consumption of SCA circuits with power cycling are computed from the results and compared to conventional circuits.

**Introduction:** Switched-capacitor array (SCA) circuits have seen their application as an analog memory for fast signal acquisition [1–4]. The basic structure of an SCA, shown in Fig. 1, consists of an array of memory cells that store voltage samples in capacitors, either as single ended or differential value. Samples are written to the cells in a sequential fashion via switches that connect the capacitor of each memory cell to the circuit input, and are readout also in a sequential fashion, by connecting one memory cell at a time to the output, usually via the action of an external clock that cycles a one-hot readout shift register.



**Fig 1** SCA circuit block diagram.


As the voltage sample in a memory cell is held as a charge in a capacitor, a buffer is necessary between its plate and the output. Since a cell buffer circuit would only operate during the time a cell is being read, the rest of the time it is just wasting power. The more memory cells present in an SCA, the more power is wasted and thus the lower the efficiency of the circuit.

**Design:** A power cycling circuit is designed in this work that would greatly contribute to the efficiency of the SCA by shutting down the unused memory cell buffers, and only turning them on for the brief moment that they are operating during a cell read. A simplified block diagram is shown in Fig. 2. An OR gate with its inputs connected both to a previous and a next readout register, drives a toggle flip-flop that generates an enable signal for the buffers.

The enable signal for the  $n^{\text{th}}$  cell buffer  $EN_n$  is switched ON during readout of the cell located  $b$  places before, and turned off during readout of the cell located  $f$  places after. This mechanism ensures that only  $b + f$

cells are ON at the same time.  $b$  and  $f$  are hardwired so they have a fixed value, but could be made variable with the use of switches.


The selection of  $b$  is related to the settling time of the control signal, such as a bias voltage, and the turn-on time of the buffers, so it must be selected carefully to make sure that the buffer is fully operating at the time of readout, but that is not high enough that there are too many buffers turned ON at the same time. The optimal  $b$  and  $f$  for a certain implementation are functions of the operating voltage, frequency and temperature.



**Fig 2** Power cycling block diagram, where  $b$  and  $f$  are typically hardwired, thus fixed.

An SCA with a power cycling circuit was designed for a 180 nm CMOS process, composed of a single channel with 512 memory cells arranged in 16 banks of 32 each, a fast clock generated on-chip for acquisition, and a shift register with external clock for readout. This design is structured in banks with a single bias voltage generation circuit shared to every buffer in the bank, and switched on with an external signal that comes from the power cycling circuit.

**Simulation results:** A simulation of the readout is shown in Fig. 3, where every 32 cycles there is a transition of the active bank, but the bias circuit is switched ON one cycle before the bank change to make sure that the transient is over when the buffers are operating. It can be noted though that after the bank transition the active bias voltage has not settled yet, which could be avoided with a higher  $b$ .



**Fig 3** Readout clock (top), banks bias voltages (bottom) and switch transient close-up (bottom right).

Results show that the average power consumption of the complete chip during readout at 15 MHz was 18.4 mW. Without the effect of the power cycling, the value of the power consumption would have been 3.3 times larger at around 61 mW.

**Conclusion:** A power cycling circuit for readout buffers on SCAs was designed in this work. After being implemented in an SCA circuit design, the layout was fully extracted including parasitics and simulated, where it showed a decrease in total power consumption of about 3.3 times in comparison with always-on readout buffers, and this value could be improved even further for SCA circuits that allow individual control over cell bias voltages. A power cycling cell is about 2.8 times larger than a shift register cell, so a trade-off appears between a larger readout circuit and power consumption.

**Acknowledgments:** This work was supported by the Millennium Science Initiative Program ICN2019\_044.

© 2022 The Authors. *Electronics Letters* published by John Wiley & Sons Ltd on behalf of The Institution of Engineering and Technology

This is an open access article under the terms of the Creative Commons Attribution License, which permits use, distribution and reproduction in any medium, provided the original work is properly cited.

*Received:* 10 January 2021 *Accepted:* 4 March 2021

doi: 10.1049/ell2.10001

## References

1. Kleinfelder, S.A.: A 4096 cell switched capacitor analog waveform storage integrated circuit. *IEEE Transactions on Nuclear Science* 37(3), 1230–1236 (1990). doi:10.1109/23.57371
2. Haller, G.M., Wooley, B.A.: An analog memory integrated circuit for waveform sampling up to 900 mhz. *IEEE Transactions on Nuclear Science* 41(4), 1203–1207 (1994). doi:10.1109/23.322884
3. Ritt, S.: Design and performance of the 6 ghz waveform digitizing chip drs4. In: 2008 IEEE Nuclear Science Symposium Conference Record, , pp. 1512–1515. (2008)
4. Roberts, J.M., et al.: Lab4d: A low power, multi-gsa/s, transient digitizer with sampling timebase trimming capabilities. *Nuclear Instruments and Methods in Physics Research Section A: Accelerators, Spectrometers, Detectors and Associated Equipment* 925, 92–100 (2019). doi:https://doi.org/10.1016/j.nima.2019.01.091. https://www.sciencedirect.com/science/article/pii/S0168900219301615

**Please ensure that your Letter does not exceed the maximum length of 6 columns/3 pages.**