ToC Figure. The functions can be implemented in neuromorphic hardware systems by employing cross-point arrays, which can be stacked in three dimensions. In the architecture, analog data stored at synaptic elements can be summed in parallel and the results of arithmetic calculations can be recognized energy-efficiently.