

Realization of combinational logic circuit based on three terminal memristor

Xianyan Kuang¹, xianglan huan¹, and Hongbiao Xiao¹

¹JiangXi University of Science and Technology

July 7, 2023

Abstract

A three-terminal memristor model is developed in order to improve the anti-interference performance of the memristor and address the issue that the resistance value of the conventional two-terminal memristor is readily impacted by voltage. In order to simulate and validate the function of the three-terminal memristor, the logic circuit and multiplication circuit are developed using this model in this work using the cadence ic617 program. According to the findings, the three-terminal memristor multiplication circuit uses less energy than the typical conventional multiplier circuit, consuming only 0.335 uW. The memristor offers the benefits of low power consumption, compact size, and great integratability as a nanoscale device.

Hosted file

Realization of combinational logic circuit based on three terminal memristor.doc available at <https://authorea.com/users/636794/articles/653489-realization-of-combinational-logic-circuit-based-on-three-terminal-memristor>