

A 0.6V rail-to-rail regenerative comparator with a thyristor-based latch

Hadi Pahlavanzadeh¹ and Mohammad Azim Karami¹

¹Iran University of Science and Technology

May 12, 2022

Abstract

A low voltage two-stage rail-to-rail regenerative comparator is presented. For the first time, a thyristor-based latch is introduced in this work, enabling the comparator's rail-to-rail operation. The proposed comparator is post-layout simulated in a standard 180nm CMOS technology. The results certify that the comparator's delay and power are less than 28ns and 230nW with 0.6V supply voltage and 1MHz sample rate. The total input-referred offset voltage (3std+mean) is less than 6.2mV over the entire rail-to-rail common-mode voltage range. In comparison with similar works the proposed comparator has the lowest delay and offset and achieves the best FOM.

A 0.6V rail-to-rail regenerative comparator with a thyristor-based latch

Hadi Pahlavanzadeh, Mohammad Azim Karami [?]


School of electrical engineering, University of Science and Technology of Iran, Hengam St., Resalat Square, Tehran , 1684613114, Iran.

Email: Karami@iust.ac.ir

A low voltage two-stage rail-to-rail regenerative comparator is presented. For the first time, a thyristor-based latch is introduced in this work, enabling the comparator's rail-to-rail operation. The proposed comparator is post-layout simulated in a standard 180nm CMOS technology. The results certify that the comparator's delay and power are less than 28ns and 230nW with 0.6V supply voltage and 1MHz sample rate. The total input-referred offset voltage (3std+mean) is less than 6.2mV over the entire rail-to-rail common-mode voltage range. In comparison with similar works the proposed comparator has the lowest delay and offset and achieves the best FOM.


*Introduction:*For many energy-limited applications like energy harvesting systems, battery-operated systems, and implantable biomedical devices, operating in low-supply voltage is paramount. Comparators are the ubiquitous block of such applications mixed-signal circuit design [1, 2]. However, designing a high-performance comparator with low-supply voltage operation is very challenging. First, low supply voltage operation restricts comparator's common-mode input range, important for some ADCs like successive approximation register (SAR) and Flash ADC [3]. Next, once the supply voltage decreased, transistors operate mainly in the subthreshold region where transistors' threshold voltage offset contribution to total offset increases. Hence, a large transistor size is required, resulting in higher power and area consumption [4]. This is while the transistors' threshold voltage scaling could not succeed at the same rate of supply voltage in modern CMOS technologies, attaining a low comparison time is difficult[5]. *Circuit Design:* Using bulk-driven transistor is the most popular technique when it comes to designing a low-supply voltage-operated comparator. A single-stage regenerative comparator is designed in [6] with this technique which has a limited input common-mode range. This limitation is resolved by the non-clocked bulk-driven comparator, implemented

in [7]. Generally, this technique increases leakage currents and decreases the comparator's power efficiency. A rail-to-rail synthesizable comparator is pioneered in [8] which achieves low power consumption but a very long comparison time. In this work without complicating the design, a novel energy-efficient rail-to-rail two-stage high-speed and low offset regenerative comparator is presented.




The proposed comparator alongside main waveforms is illustrated in Figure 1. In the first stage, pre-amplifier, includes input transistors M_{1-4} , and two tail transistors. The other transistors are included in the dynamic latch structure. M_{13} and M_{14} set up a positive feedback so-called "Thyristor" which has been used in some circuits [9]. As shown in Figure 1. b, during the reset phase, nodes O_{1+} and O_{1-} are discharged to the ground and nodes O_{2+} and O_{2-} are charged to V_{dd} by relative transistors. In other words, thyristors are off. Supposing $I_{n+} > I_{n-}$, as the evaluation phase starts node O_{1+} is charged much faster than O_{1-} by input transistors M_{1-2} . Likewise, node O_{2+} is discharged faster than O_{2-} by input transistors M_{3-4} . It is only needed node O_{1+} is charged to v_{tn} or O_{2+} discharged to $V_{dd} - v_{tp}$ where v_{tn} and v_{tp} are the threshold voltages of PMOS and NMOS transistors. Then, in due time, the thyristor is activated and promptly flips its state. In this scenario, the left thyristor (M_{13} and M_{14}) of the comparator is activated sooner than the right one (M_{15} and M_{16}). So, M_9 is turning on sooner than M_{10} and dynamic latch provides the final outputs (Out+ and Out-). At low common-mode input voltages, PMOS input transistors (M_1 , M_2) are accountable to activate thyristors and NMOS input transistors (M_3 , M_4) are obligated to do the same task at the high common-mode input voltages.

Results: The proposed comparator is designed in a standard 180nm CMOS technology with load capacitance of 2.5 fF implemented by MOM cap (which are not shown), with the operating frequency of 1MHz and $V_{dd} = 0.6V$. The layout of the circuit is shown in Figure 2. Transistors are designed with large sizes to attain low offset voltage which results in $37\mu m \times 44\mu m$ area occupation.



The total input-referred offset (3std+mean) of the comparator which is performed by 1000 runs of Monte Carlo simulation, is shown in Figure 3. The total offset voltage is less than 6.2mV within entire common-mode range. The offset fluctuation within common-mode range is about 2mV. However, for limited range offset fluctuation is decreased. For instance, for $V_{CM,in} = (100 - 550)$ mV offset fluctuation is less than 0.6mV.

The delay of the comparator which calculated at $|Out_+ - Out_-| = 0.5 V_{dd}$ is shown in Figure 4 for different input common mode voltages and $\Delta V_{in}=10mV$. The results corroborate that maximum delay occurs at $V_{CM,in} = 0.5V_{dd}$ where input transistors (M_{1-4}) are partially turned on.



The power consumption of the comparator is also shown in Figure 5. The proposed circuit consumes less than 230nW of power within entire common-mode range.

To evaluate the performance of the comparator over PVT variations, simulation results are shown in Table 1. From the table for worst-case scenario ($V_{cm}=300mV$), the maximum delay is observed at SS corner.

Process	TT	FF	SS	FS	SF
Temperature (°C)	27	-20	85	27	27
Delay(ns)	28	10	69	19	31
Power (nW)	208	246	215	207	275
Offset(mV)	4.2	3.8	4.87	3.9	5.17

Table 1: PVT simulation results, $V_{cm}=300mV$.

The performance results of the proposed comparator alongside other works are summarized in Table 2. Since achieving low offset voltage is very power hungry in

Comparator	[6] ^a	[7] ^b	[8] ^b	This work ^a
Tech (nm)	180	130	180	180
Supply(V)	0.6	0.6	0.6	0.6
f_{op} (KHz)	200	1000	10	1000
Power(nW)	144	1300	1.95	230
Delay(ns)	118.2	-	740	28
Total Offset(mV)	14.6	6.02	23	6.2
Common-mode range	(0.3-0.6)	(0-0.6)	(0-0.6)	(0-0.6)
Area(μm^2)	-	410	900	1628
FOM (fJ.V)	10.5	7.8	4.48	1.42

Table 2: Comparison table.

a: simulation b: measurement FOM= (power $\times$ offset)/fop

comparator design, in order to genuinely compare the performance of the comparators, the FOM introduced in [5] is utilized which the energy of comparison multiplied by offset voltage. As can be seen, the proposed comparator achieves the best FOM in comparison with similar works.

Conclusion: An energy efficient two-stage regenerative comparator is presented. The second stage utilizes thyristor-based dynamic latch with enable rail-to-rail operation of the comparator. The presented comparator is realized in circuit level using a 180nm standard CMOS technology. The post-layout simulation results corroborate that power and delay of the comparator is no more than 230nW and 28nW with 0.6V supply voltage and 1MHz clock frequency. The total offset of the comparator within rail-to-rail common-mode range, is less than 6.2mV. Considering the overall performance, the proposed comparator attained the best FOM in comparison with other state-of-the-art works. The proposed comparator is well suited to be utilized in energy harvesting systems and low voltage ADCs.

References

1. Shen Y, Li H, Xin H, Cantatore E, Harpe P. A 103-dB SFDR Calibration-Free Oversampled SAR ADC With Mismatch Error Shaping and Pre-Comparison Techniques. *IEEE Journal of Solid-State Circuits*. 2021. <https://doi.org/10.1109/JSSC.2021.3135559>
2. Lei K-M, Mak P-I, Martins RP. A 0.35-V 5,200- μ m² 2.1-MHz Temperature-Resilient Relaxation Oscillator With 667 fJ/Cycle Energy Efficiency Using an Asymmetric Swing-Boosted RC Network and a Dual-Path Comparator. *IEEE Journal of Solid-State Circuits*. 2021;56(9):2701–10. <https://doi.org/10.1109/JSSC.2021.3067051>
3. Babayan-Mashhadi S, Lotfi R. Analysis and design of a low-voltage low-power double-tail comparator. *IEEE transactions on very large scale integration (vlsi) systems*. 2013;22(2):343–52. <https://doi.org/10.1109/TVLSI.2013.2241799>
4. Johns DA, Martin K. Analog integrated circuit design: John Wiley & Sons; 2008.
5. Pahlavan-zadeh H, Karami MA. Regenerative comparator with floating capacitor for energy-harvesting applications. *IET Circuits, Devices & Systems*. 2021;15(8):842–51. <https://doi.org/10.1049/cds2.12073>
6. Xin X, Cai J, Xie R, Wang P. Ultra-low power comparator with dynamic offset cancellation for SAR ADC. *Electronics Letters*. 2017;53(24):1572–4. <https://doi.org/10.1049/el.2017.2916>
7. Nagy L, Stopjakova V, Arbet D, Potocny M, Kovac M. An ultra low-voltage rail-to-rail comparator for on-chip energy harvesters. *AEU-International Journal of Electronics and Communications*. 2019;108:10–8. <https://doi.org/10.1016/j.aeue.2019.05.040>
8. Aiello O, Crovetto P, Toledo P, Alioto M. Rail-to-rail dynamic voltage comparator scalable down to pW-range power and 0.15-V supply. *IEEE Transactions on Circuits and Systems II: Express Briefs*. 2021. <https://doi.org/10.1109/TCSII.2021.3059164>
9. Pahlavan-zadeh H, Karami MA. Low-power compact tunable quenching configuration for minimizing afterpulsing in single-photon avalanche diodes. *International Journal of Circuit Theory and Applications*. 2020. <https://doi.org/10.1002/cta.2805>